June 6th and 7th, 2013
|
![]() |
![]() |
If you attended the
conference, PLEASE take just
ONE MINUTE to fill out our small survey
to help make this event next year even better!
CLICK HERE for the 2013 survey! If the presenter have given approval, presentations will be posted on this page (BELOW). |
Tutorial
|
Conference Day
|
Location : Co-located with DAC : Austin Convention Center Design For Test (DFT) 101Teacher – Carl Barnhart (SiliconAid Solutions)
START TIME - 8:30AM Description - Introduction to the concepts of Design-For-Test and its justification and trade-offs. The day starts with basics of DFT covering the classic fault models (stuck-at, bridging and propagation delay) and their relevance to modern-day silicon defects. Most of the day is devoted to the DFT technique of internal scan, Memory BIST, Logic BIST and Compression, and some of the most used DFT related IEEE Standards: The day concludes with a review of some practical DFT guidelines. 8:30 - 9:00 On site Registration (coffee provided)
5pm - Class ends 5:30pm – 7:30pm – SWDFT Reception (Sponsored by Mentor Graphics)
|
Location : OMNI SOUTHPARK Hotel
AGENDA
Session 1
|